

UNIVERSITÄT ZU LÜBECK INSTITUT FÜR TECHNISCHE INFORMATIK





## **FPGA Architecture and Design-Flow** From AI model to circuit

Christopher Blochwitz, M. Sc. Institute of Computer Engineering University of Lübeck


IM FOCUS DAS LEBEN





### Content

- I. Introduction
- **II. FPGA Architecture Overview**
- **III. FPGA Design Flows for AI**
- **IV. AI-Specific Challenges**
- **V. Conclusion**









## Content


#### I. Introduction

**II. FPGA Architecture Overview** 

**III. FPGA Design Flows for AI** 

**IV. AI-Specific Challenges** 


**V. Conclusion** 











Efficiency	
Flexibility	

Cost per Unit	
•	
Time to Market	







## IoT, Edge, Datacenter...

Wide range of Applications

Wide range of FPGA families and parameters:

- Performance
- Low Power
- High and Low-Capacity
- Peripheral
- Technology: 7nm, 16nm ...



Edge – Kira SOM



Datacenter – Alveo










### **FPGA** Market



#### $\rightarrow$ Focus on Xilinx (especially in research)

#### AMD acquired Xilinx for \$49B in 2022







## Content


I. Introduction

#### **II. FPGA Architecture Overview**

**III. FPGA Design Flows for AI** 

**IV. AI-Specific Challenges** 

**V. Conclusion** 










## Field Programmable Gate Arrays (FPGA)

#### **Arithmetic principles, for example:**










### **FPGA**

#### Field Programmable Gate Array

• the End-User programs circuit

Field Programmable Gate Array

- Array of Logic Gates
- Routing Resources for Wire-Connection











### **FPGA**

Field Programmable Gate Array

Hardware structure similar to ASIC






















### FPGA

#### Soft IP (Intellectual Properties)

• Function Block as part of the FPGA Design

#### Hard IP

- Function Block integrated in silicon
- e.g., CPUs, Memory Controller, PCIe
- Better performance and efficiency
- reducing complexity during synthesis










## Bitstream to Circuit

**Inside FPGA** 










## Bitstream to Circuit


#### **Partial Reconfiguration**

Exchange of configuration data at runtime -> Partial dynamic reconfiguration











### GPU vs FPGA vs SoC vs ACAP









GPU



Spartan

- Artix
  - Kintex

Virtex

SoC - System on Chip				
Family:				
Zynq				

#### ACAP - Adaptive Compute Acceleration Platforms

Families:

Versal Prime Versal Premium Versal Al








## **Memory Hierachy**

#### **On-chip memory for enhance AI performance**









## ... so what about AI?









Training	Poor	Production Ready	Not efficient	Potentially best, but not available
Inference	Poor	Average	Best	Not inference focused

#### Training:

- mainly Matrix multiplication
- GPUs are already optimized for this Task







## Content


#### I. Introduction

**II. FPGA Architecture Overview** 

#### **III. FPGA Design Flows for AI**


**IV. AI-Specific Challenges** 

**V. Conclusion** 









## FPGAs and Relevance to AI

#### **1.Parallel Processing Capability:**

FPGAs are inherently parallel devices aligns well with the parallel nature of many AI algorithms.

#### 2. Customizable Hardware Acceleration, Adaptability and Upgradability:

Al tasks specific hardware accelerators, better performance compared to general-purpose processors.

#### 3.Low Latency, High Throughput, Real-Time Capability:

Well-suited for low-latency and real-time applications - predictable latency.

#### **4.Energy Efficiency:**

Ability to implement only the necessary logic for a specific task reduces power consumption  $\rightarrow$  edge computing.

#### 5.Scalability:

FPGAs offer scalability in terms of parallelism and resources.







## **FPGA Design Flows for AI**

#### 1. AI Model Definition and Training:

- Choose a deep learning framework such as TensorFlow, PyTorch, or Keras.
- Design and train the neural network architecture for your specific application.

#### 2. Convert the Model to FPGA-Compatible Format:

- Convert the trained model into a format suitable for deployment on FPGAs.
- Common formats include ONNX (Open Neural Network Exchange) or Xilinx-specific formats like N2Cube.

#### 3. FPGA Accelerator Design:


- Design and implement custom AI accelerator blocks using HLS (High-Level Synthesis) tools or RTL (Register-Transfer Level) coding.
- Utilize Xilinx AI IP blocks for common AI operations.

#### 4. FPGA Synthesis and Optimization

Die Accelerator Design is the hard Part!







## **Accelerator Design**

Approach 1: Predefined Hardware Design

Configuration of Processing Unit

- Soft IP CPU/DPU
- Connectivity

Approach 2: **High Level Synthesis (HLS)/ Bare FPGA Design** *Al Model to Hardware Compilation* 

- HLS Synthesis to RTL/Logic Level
- Logic Synthesis

→ Running Software / Instructions

### $\rightarrow$ Dataflow








### **Examples:**

- RISC-V
  + Instruction extension
- RISC-V
  + embedded Accelerator
- DPU Design
  → Xilinx Vitis AI










### **Design Flow for Xilinx Vitis Al**








### **Design Flow for Xilinx Vitis AI (Tool)**

• Al Optimizer










### **Design Flow for Xilinx Vitis AI (Tool)**

- Al Optimizer
- Al Quantizer










## **Design Flow for Xilinx Vitis AI (Tool)**

- Al Optimizer
- Al Quantizer
- Al Compiler










### **Design Flow for Xilinx Vitis Al**








# HLS Synthesis / Bare FPGA Design HLS for AI

- e.g., hls4ml
- Synthesis to HDL Language or C/C++



### In any Case:

Developer must take care of whole System Design (PCIe, Memory)








# HLS Synthesis / Bare FPGA Design

### HLS for C/C++

- reduced language scope
- Synthesis to HDL Language


### Low-Level HDL Design

• VHDL, Verilog, IPs









## Al Accelerator Design

#### **Predefined Hardware Design + Vitis Al**

- Addressing AI Engineers + Software Developer
- Paradigma: Sequential Comutation
- Optimized Instructions → better **performance** (compared to CPU)
- Optimized Datastructure / Bitwidth → less **power consumtion (**compared to CPU)

#### **HLS Synthesis / Bare FPGA Design**

- Much more Low-Level, addressing Hardware Developer
- Paradigma: Distributed Computation → higher degree of parallelism
- Optimized Dataflow → **better Latency, Throughput**







## Content


I. Introduction

**II. FPGA Architecture Overview** 

**III. FPGA Design Flows for AI** 


#### **IV. AI-Specific Challenges**

**V. Conclusion** 










## Al-specific Challenges for FPGAs

- Limited On-Chip Memory
- Optimizing for Precision
- Customization Overhead / System Design Integration
- Software and Toolchain Maturity
- Limited Resources for Large Models
- Data Movement and Bandwidth







## Content


I. Introduction

**II. FPGA Architecture Overview** 

**III. FPGA Design Flows for AI** 

**IV. AI-Specific Challenges** 

**V. Conclusion** 









## Conclusion

- FPGA Basics
- Al specific Toolflows & Accelerator Approaches
  - Predifined Hardware (DPU) + AI Compiler
  - HLS & Low-Level Synthesis

## Only a brief Overview of FPGAs and Toolflows







## **Questions?**



